Specification GAYLE Gate array for A300/A500+

ALSO IN A1200

1.0 DESCRIPTION

GAYLE is a gate array IC used in the A300 and related systems. It is packaged in an 84 pin plastic leaded chip carrier (PLCC) whose pinout is shown below. GAYLE is capable of operating a 68000 based Amiga computer with the ECS chipset, and a processor clock speed of 7.16 Mhz. GAYLE provides the following functions:

- Address decoding and timing for system ROM

- Address decoding and timing for optional flash ROM
- Address decoding and timing for chip RAM
- Address decoding and timing for chip registers
- Address decoding and timing for 8520's (CIA's)
- Address decoding and timing for real time clock (RTC)
- Address decoding and timing for Credit card connector
- Address decoding and timing for IDE hard disk drive
- Address decoding and timing for COM200020 ArcNet chip
- Generation of ECLK clock signal
- Data buffer control
- System RESET logic
- Floppy glue

{Insert pinout here}

1.1 CONFIGURATION

The device shall be configured as a standard 84 pin plastic leaded chip carrier with external dimensions as shown in Figure XX-x. Refer to figure x-x for connection diagram.

1.2 SOURCES

Refer to Approved Vendor List.

1.3 PIN DESCRIPTIONS

NUM	CLASS	NAME	DESCRIPTION
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 33 34 35 36 37 38 39 40 40 40 40 40 40 40 40 40 40 40 40 40	OUT OUT PWR TS OUT	PE12 PE5 Gnd1 NOISE CC_RESET _CC_ENA _CC_REG _CC_CEL _CC_CEU E _FLASH _IDE_IRQ _IDE_CS(1) _IDE_CS(2) _SPARE_CS _NET_CS _RTC_CS _IOWR _IORD Vcc1 _ROMEN C14M CCK Gnd2 XRDY _OVR _OEL _OEB _DBR _BLS _REGEN _RAMEN _AS _UDS _LDS R_W _DTACK _BGACK _HLT _RST A12 A13 A14 A15 Gnd3 A16 A17 A18 A19 A20	Program Voltage 12V Enable Program Voltage 5V Enable Ground Digital Audio Memory Card Reset Memory Card Enable Memory Card Enable Memory Card Chip Enable Low byte Memory Card Chip Enable High byte CIA Phi 2 Flash Memory Chip Enable IDE Drive Interrupt Request IDE Drive Chip Select 1 IDE Drive Chip Select 2 Spare Chip Select Network Controller Chip Select Real Time Clock Chip Select I/O Write Strobe I/O Read Strobe +5V ROM Chip Enable 14 MHz Clock In (master) CCK Clock IN (sync) Ground Expansion Bus Wait Expansion Bus Decode Override Chip->68000 Bus Buffer Enable 68000->Chip Bus Buffer Enable Agnus Chip Data Bus Required Agnus Chip Blitter Slowdown Agnus Chip RAM Enable 68000 Address Strobe 68000 Upper Data Strobe 68000 Lower Data Strobe 68000 Bus Grand Acknowledge 68000 Bus Grand Acknowledge 68000 Address Bit 12 68000 Address Bit 13 68000 Address Bit 13 68000 Address Bit 15 Ground 68000 Address Bit 16 68000 Address Bit 17 68000 Address Bit 18 68000 Address Bit 19 68000 Address Bit 19 68000 Address Bit 19


51525555555555555555555555555555555555	IN I	_KBRESET T DKWEB T DKWDB R Gnd4 T MTRON T MTRX DKWE _DKWD _MTR _SEL T _ODD_CIA T _EVEN_CI _CC_CD(1) _CC_CD(2) _CC_BVD(_CC_BVD(_CC_BVD(_CC_BVAIT _BERR	Floppy Write Enable Out Floppy Write Data Out Ground Floppy Motor On Out Floppy Motor Out Floppy Write Enable In Floppy Write Data In Floppy Write Data In Floppy Motor In Floppy Select In CIA Odd Chip Select A CIA Even Chip Select Memory Card Card Detect 1 Memory Card Card Detect 2 1) Memory Card Battery Voltage Detect 1 Memory Card Battery Voltage Detect 2 Memory Card Write Protect LIREQ Memory Card Busy/Interrupt Request Memory Card Wait Bus Error Interrupt Request
	OC OC		

2.0 SYSTEM ROM

The onboard ROMs are selected in the address range from \$0A80000 to \$0B7FFFF, \$0E00000 to \$0E7FFFF, and \$0F80000 to \$0FFFFFF. The ROMs are also selected in the range from \$0000000 to \$01FFFFF when the internal overlay signal (OVL) is high (this allows the RESET vectors to be contained in the ROMs). The internal OVL signal becomes asserted at reset, and negates on the first write to CIA1 (address range of \$BFD000 to \$BFDFFF.

2.1 ROM Timing

ROM timing is shown below:



3.0 FLASH ROM

There is provision for an optional flash ROM device. The intent is that this is a possible replacement for a floppy disk drive in an extremely low end variant of the A300. The enable for the flash rom is called _FLASH_CE, and is active in the address range from \$0A00000 to \$0A7FFFF. This output is enabled when the proper data strobe is asserted, and the address is in range. Generation of _DTACK is identical to that for system ROM accesses.

3.0 CHIP RAM

Chip RAM cycles are generated during accesses to locations \$0000000 to \$0200000. When the internal OVL signal is asserted, ROM appears in this space instead of chip RAM (see section on ROM for further information on OVL).

3.1 Chip RAM Timing


Timing for chip RAM cycles is given in the timing section of the Chip Register discussion (section 4.1). All timings given are equally valid for either chip registers or chip RAM.

4.0 CHIP REGISTERS

The chip registers are selected in the range from \$0DFF000 to \$0DFF1FF. Chip registers show up in user and supervisor data space.

4.1 Chip RAM and Register Timing

Timing is given on the following page. Note that timimng for chip RAM accesses is identical. A wait state is inserted when the access is from a DMA device.




5.0 CIA'

The 8520 CIA's are selected in the address range from \$0BF0000 to \$0BFFFFF. ODD_CIA responds to addresses in this range in which address line 12 is low, with data appearing at odd addresses. The standard location to use in accessing ODD_CIA is from \$0BFE000 to \$0BFEFFF. EVEN_CIA responds to addresses from \$0BF0000 to \$0BFFFFF in which address line 13 is low, with data appearing at even addresses. The standard location to use for accessing this CIA is from \$0BFD000 to \$0BFDFFF.

5.1 CIA timing

GAYLE provides synchronization of the processor to CIA accesses as well as generation of the E clock signal. Timing is shown below:

CIA Timing



6.0 REAL-TIME CLOCK


The real-time clock (RTC) is selected in the address range from \$0DC0000 to \$0DCFFF. The RTC appears in both user and supervisor spaces.

6.1 RTC Timing

The real-time clock timing is based on the Ricoh RP5C01 real-time clock chip. GAYLE's timing to the RTC is shown below:



Real Time Clock Timing



7.0 IDE HARD DRIVE

The IDE (AT) hard drive requires two mutually exclusive chip selects. Please see the chart below for address range in which each is active. The _IOW and _IOR signals have timing that is valid for IDE hard drives during these cycles.

Data register accesses can be performed faster than control register accesses. Accesses to the control registers are called "8 bit accesses" while those to the data register are called "16 bit accesses". Shown pelow is a table that gives the chip select and access speed versus address range.


A14	A13	A12	Address Range	Chip Select	Speed
0	0	0	\$0DA0000 to \$0DA0FFF	_CS1	8 bit
0	0	1	\$0DA1000 to \$0DA1FFF	_CS2	8 bit
0	1	0	\$0DA2000 to \$0DA2FFF	_CS1	16 bit
0	1	1	\$0DA3000 to \$0DA3FFF	_CS2	16 bit
1	0	X	\$0DA4000 to \$0DA5FFF	None	8 bit
1	1	X	\$0DA6000 to \$0DA7FFF	None	16 bit

7.1 IDE Timing

IDE timing is shown below:



IDE Drive Timing



7.3 IDE Register Map

The disk drive address lines DA0, DA1, and DA2 are expected to be connected to processor address lines A2, A3, and A4 respectively. When connected in this fashion, the following memory map results:

Addr on A1000+ Addr on AT Valid Data Read Func	tion Write Function
\$0DA0018 3F6 8 bits Alternate S	
\$0DA001C 3F7 8 bits Drive addre	
\$0DA1004 1F1 8 bits Error Regis	ster Features
\$0DA1008 1F2 8 bits Sector Cou	
\$0DA100C 1F3 8 bits Sector Num	nber Sector Number
\$0DA1010 1F4 8 bits Cylinder L	ow Cylinder Low
\$0DA1014 1F5 8 bits Cylinder H	ligh Cylinder High
\$0DA1018 1F6 8 bits Drive/Head	d Drive/Head
\$0DA101C 1F7 8 bits Status	Command
\$0DA2000 1F0 16 bits Data	Data

8.0 ARCNET

A chip select is provided for an SMC COM20020 ARCNET chip. The COM20020 interfaces directly to the processor for all other signals.



8.1 ArcNet Timing

Timing for the SMC COM20020 is shown below:

ArcNet Timing


{Insert timing diagram here}

10.0 SYSTEM RESET LOGIC

The _KBRESET input drives the open collector outputs _RESET and _HALT low. No matter how short the pulse, GAYLE stretches the _RESET and _HALT outputs to at least 560ns. When _RESETis driven low (either by GAYLE or externally), all internal states in GAYLE are reset, including the registers, which are all set to '0'.

11.0 SYSTEM CLOCKS

The system clocks expected by ANIMAL are shown below. Note that C3 is generated internally.



12.0 FLOPPY GLUE

The floppy signals MTRON, MTRX, DKWDB, and DKWEB are generated by GAYLE. All of these signals are open collector outputs.

MTRON is the signal that tells the floppy motor to turn on. It is the _MTR input latched by the _SEL input. MTRON is guaranteed negated when _RESET is asserted.

MTRX is the signal that tells the floppy motor to do what, George? It follows the _ MTR input except during reset when it is guaranteed negated.

DKWDB is a buffered version of the _DKWD signal.

DKWEB follows DKWE, except it is negated during reset.

13.0 BUFFER CONTROL

SHould this be folded in with other sections, or is there something special to say, George?

14.0 DTACK GENERATION


Automatic generation of the 68000 cycle termination signal, DTACK, is provided. GAYLE decodes addresses to determine timing for the DTACK signal. Timing for DTACK is given in many of the individual sections of this specification, but for any address ranges not covered in other sections (such as expansion space), DTACK works as follows:

- 1. If _OVR or XRDY are not asserted, DTACK is generated at the beginning of S4, guaranteeing a 4 clock cycle.
- 2. When _OVR is asserted, the _DTACK output is tristated, allowing the device that asserted _OVR to generate its own _DTACK.
 - 3. If XRDY is asserted in time, generation of _DTACK is held off until XRDY is negated.

14.1 DTACK Timing

Timing for DTACK is shown below:

DTACK Timing



15.0 OVR AND XRDY SIGNALS

In addition to its function in overriding the generation of _DTACK, the _OVR signal can override address decoding in GAYLE. Thus it can be used to allow external devices to reside in address ranges that are normally reserved for motherboard devices, such as the credit card interface. Use of _OVR for this use basically requires that _OVR is asserted earlier than _AS. Address ranges where this is effective are shown below:

Address range	Normal cycle type	Cycle type with OVR
\$A00000 -\$A7FFFF	Flash ROM	Zorro II
\$A80000 -\$B7FFFF	Workbench ROM	Zorro II
\$B80000 -\$BEFFFF	Reserved for CDTV	Zorro II
\$DB0000-\$DB0000	External IDE drive	Zorro II
\$DD0000-\$DDFFFF	Reserved for DMA contr	Zorro II
\$E00000 -\$E7FFF	System ROM	Zorro II
\$F80000 -\$FFFFF	System ROM .	Zorro II

Any address ranges where _OVR is legal, use of the XRDY signal to extend the cycle is also legal. Other address ranges ignore the XRDY signal.

16.0 CREDIT CARD INTERFACE


GAYLE includes a complete interface to the industry standard PCMCIA cartridge. Limited support of hot insertion and removal is included. GAYLE supports three different kinds of credit card cycles:

- Credit card memory cycles
- Credit card attribute memory cycles
- Credit card I/O cycles

16.1 Credit card memory cycles

These cycles are active during accesses of address \$400000 to \$8FFFFF while a credit card is inserted. Accesses from \$400000 to \$7FFFFF are to the credit card main memory. Accesses from \$8000000 to \$8FFFFF are to credit card attribute memory. Both types of cycles are identical, except credit card attribute cycles assert _CC_REG and _CC_ENA, while main memory cycles just assert _CC_ENA. This represents 4 MB of directly accessable main memory address space. The full 64MB of defined address space may be reached using the page registers in GAYLE. Currently GAYLE does not actually support these, but future versions may very well do so.

16.2 Credit card memory cycle timing




16.3 Credit card I/O cycles

Credit card I/O cycles occur during accesses to \$900000 to \$9FFFFF while a credit card is inserted.

16.4 Credit card I/O timing

Timing for credit card I/O cycles is shown below:

Credit Card I/O Cycle Timing



17.0 Test Mode

If _OVR is asserted at the rising edge of _KBRESET, a test mode is entered in which the E clock state counters reset to a known condition.

18.0 SPARE chip select

A spare chip select is provided. It is asserted on any access to locations \$D80000 to \$D8FFFFF. Timing is similar to the ARCNET chip select.

19.0 GAYLE Registers

Four registers are included that facilitate support of the cartridge slot and IDE interrupt management. All registers are set to zero at reset time. These registers are shown on the following two pages:

Address \$DA8000

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
IDE int	CC det status	BVD2/DA status	BVD1/SC status	WR enable status	BSY/IRQ status	Dig Aud enable	CC disable

Bit 8:

Allows the software to disable the credit card interface altogether. Writing a value of '1' disables the credit card interface, '0' allows it to become enabled (having no credit card installed also disables the interface. Disabling the credit card interface includes disabling address decoding for the credit card areas, makes the credit card inputs appear to be in the inactive state, and inhibits status change interrupts.

Bit 9:

Enable for the credit card digital audio output. Writing a '1' enables connecting the credit card digital audio to the amiga audio and disables the BVD2 input to the interrupt request logic.

Bits 10-15:

Each represent an external line. Reading any of these allows the software to determine the current state of the specified line. Writing a value of 1 to any of these bits allows the software to force GAYLE to behave as if the specified line is asserted (including returning a '1' when this register is read). If the credit card is not inserted, or if the CC disable bit asserted, the credit card lines will

all appear to be negated, although any lines that the software has written a '1' to will still read back as a '1'. The external lines are as follows:

IDE int Interrupt output of the IDE drive; this bit is high whenever the IDE drive is generating an interrupt

CC det Credit card detect; this bit is high whenever a credit card is present

BVD2/DA

Battery voltage detect 2 / Digital audio

BVD1/SC

Battery voltage detect 1 / Credit card (internal) status change

WR enable

Write enable; this bit is high when the credit card is write enabled. When low writes

are inhibited.

BSY/IRO

Credit card busy / Interrupt request

Address \$DA9000

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
IDE int change	CC det change	BVD2/DA change	BVD1/SC change	WR prot		Reset on CC status change	Berr on access after stat change

Bit 8:

Allows the software to tell GAYLE to generate a reset whenever the credit card detect status line has changed (i.e. the credit card has been inserted/removed).

Bit 9:

Causes a bus error to be generated on any access to the credit card area after the credit card detect status line has changed.

Bits 10-15:

Are the same signals as at address SDA8000, but the register at SDAA000 tells you when any of these bits has changed value. The bit remains high (and the interrupt line remains active) until a '0' is written to that bit. Writing a '1' will cause a bit to be unchanged.

Address \$DAA000

BILLD	Bit 14	BILLS	BILIZ	BILLI	BILIU	BIL9	BIL8	
IDE int int2 enable	CC det int6 enable	BVD2/DA int enable	BVD1/SC int enable	WRenable in2 enable	BSY/IRQ int enable	BVD/DA/SC int level	BSY/IRQ int level	
Bit 8:				d when the BS' indicates int2) status line cha	nges state, a '1	
Bit 9:	Similar to b	Similar to bit 8, except it is for the BVD (bits 12 and 13) inputs.						
Bit 10:		Enables interrupt on status change of the BSY/IRQ line of the credit card interface. The interrupt level that is generated is programmed by bit 8.						
Bit 11:	Enables ger	Enables generation of an int2 on status change of the write enable line of the credit card interface.						
Bit 12:		Enables interrupt on status change of the BVD1/SC line of the credit card interface. The interrupt level that is generated is programmed by bit 9.						
Bit 13:		Enables interrupt on status change of the BVD2/DA line of the credit card interface. The interrup level that is generated is programmed by bit 9.						
Bit 14:	Enables geninterface.	Enables generation of an int6 on status change of the credit card detect lines of the credit card						

Enables generation of an int2 on status change of the interrupt line of the IDE interface.

Address \$DAB000

Bit 15:

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
Page reg 25	Page reg 24	Page reg 23	Page reg 22	Slow mem	Delay write	Program 12V	Program 5V
Bit 8:		signal. Note:					sserts the credit ammable 5 volt
Bit 9:		ignal. Note:					sserts the credit mmable 12 volt
Bit 10:	Enables a m during read cycles are re	s). In a 68000	credit card W this necessita	/AIT signal is ates insterting	looked at durir a wait state. W	ng writes (it is a Then set to zero	lways looked at , zero wait state
Bit 11:	Enables 1.2	us memory cy	cles (instead	of the normal	560ns).		
Bits 12 -15:		Are for the currently unimplemented credit card page registers. You can tell they are unimplemented because they do not read back what is written.					

17.0 MEMORY MAP

0000000 to 01FFFFF	2 MB	Chip RAM (or system ROM in overlay)
0200000 to 03FFFFF	2 MB	Zorro II expansion space
0400000 to 07FFFFF	4 MB	Credit Card memory if CC present (ZII otherwise)
0800000 to 08FFFFF	1 MB	Credit Card attributes if CC present (ZII otherwise)
0900000 to 09FFFFF	1 MB	Credit Card I/O if CC present (ZII otherwise)
0A00000 to 0A7FFFF	512 KB	Flash ROM
0A80000 to 0B7FFFF	1 MB	System ROM selected (optional workbench ROM)
0B80000 to 0BEFFFF	448 KB	Not used (Reserved for CDTV)
0BF0000 to 0BFFFFF	64 KB	CIA's (See section on CIA's for more detail)
0C00000 to 0D7FFFF	1.5 MB	C00000 Memory
0D80000 to 0D8FFFF	64 KB	SPARE chip select
0D90000 to 0D9FFFF	64 KB	ARCNET chip select
0DA0000 to 0DA3FFF	16 KB	IDE drive (see section on IDE for register map)
0DA4000to 0DA4FFFF	16 KB	IDE reserved
0DA8000to 0DAFFFF	32 KB	Credit Card & IDE configuration registers
0DB0000 to 0DBFFFF	64 KB	Not used (Reserved for external IDE)
0DC0000 to 0DCFFFF	64 KB	Real time clock
ODD0000 to ODDFFFF	64 KB	RESERVED for DMA controller
ODE0000 to ODEFFFF	64 KB	Not Used
0DF0000 to 0DFFFFF	64 KB	Chip registers (shadowed 8 times)
0E00000 to 0E7FFFF	512 KB	System ROM (1st half if 1MB ROM)
0E80000 to 0EFFFFF	512 KB	Configuration and I/O card space
0F00000 to 0F7FFFF	512 KB	Cartridge space
0F80000 to 0FFFFFF	512 KB	System ROM (2nd half if 1MB ROM)

18.0 PHYSICAL REQUIREMENTS

18.1 Marking

Devices shall be marked with Commodore part number plus a copyright notice as follows: 1990 CBM.

18.2 Packaging

The interconnected circuitry shall be contained in a standard 84-pin plastic leaded chip carrier with exterminal dimensions shown in Figure XX-X.

19.0 PROCESS QUALIFICATION TESTS

Integrated circuitrs supplied to the requirements of this specification shall meet the requirements of Engineering Policy No. 1.02.008, whatever that is. Supporting doucmentation shall be supplied by vendor upon request.

19.1 Environmental test conditions

Devices shall comply with blah blah blah